Via fill plays a critical role in HDI, fine-pitch BGA breakout, thermal management and long-term reliability. Untreated vias can wick solder, trap air, fail under thermal cycling and ruin planarity for fine-pitch components. The right fill solves these issues while balancing cost.
1. Tented vias
A via covered with solder mask on one or both sides. Cost-effective basic protection: prevents solder bridging and protects from contamination. Not airtight, not for via-in-pad, not recommended for fine-pitch BGAs.
Best for: low-density, general-purpose PCBs.
2. Via plugging (mask or resin plug)
Via partially filled with solder mask or epoxy. Reduces solder wicking and improves yield over tenting. Surface may not be planar, so still not ideal for via-in-pad.
Best for: SMT boards where vias are near pads but not inside them.
3. Conductive (copper) filled vias
Via completely filled with electroplated copper. Excellent thermal conductivity, low electrical resistance, ideal for high-current and stacked-microvia structures. Provides structural support and improves heat dissipation.
Best for: power electronics, thermal vias under power components, high-reliability builds.
4. Non-conductive epoxy fill + copper cap
Hole filled with non-conductive epoxy resin, planarized and copper-capped. Often called VIPPO (Via-in-Pad Plated Over). Creates a flat, planar pad ideal for fine-pitch BGAs. Higher cost, requires precise process control.
Best for: HDI PCBs, fine-pitch BGA (≤ 0.5 mm), high-density routing.
5. Via-in-Pad (VIPPO)
Via placed directly inside a component pad, filled and plated over. Process: drill → fill (epoxy or copper) → planarize → copper plate over → surface finish. Saves routing space, enables ultra-dense layouts, reduces inductance and improves high-speed performance.
Critical for: advanced processors, high pin-count BGAs, HDI multilayers.
Comparison
| Via type | Filled? | Planar? | Thermal | Cost | Best use case |
|---|---|---|---|---|---|
| Tented | No | No | Low | Low | Basic boards |
| Mask plug | Partial | No | Low–Medium | Low | Standard SMT |
| Epoxy fill | Yes | Yes | Medium | Medium–High | Fine-pitch BGA |
| Copper fill | Yes | Yes | High | High | Power / thermal |
| VIPPO | Yes | Yes | Medium–High | High | HDI, dense routing |
Engineering considerations
- Fine-pitch components (≤ 0.5 mm): via-in-pad with fill and cap is strongly recommended.
- Thermal management: copper-filled vias improve heat transfer; thermal arrays under power packages spread heat.
- Signal integrity: filled vias reduce impedance discontinuities and parasitic inductance — important for DDR, PCIe, 10G/25G, RF.
- Reliability under thermal cycling: filled vias resist barrel cracking; especially critical in automotive, aerospace and industrial.
Stacked vs staggered microvias
Stacked — built vertically, require copper fill, higher density, more stress concentration. Staggered — offset between layers, improved reliability, lower fabrication complexity.
Manufacturing process
- Drilling (mechanical or laser)
- Desmear & hole preparation
- Electroless copper deposition
- Electroplating
- Epoxy filling (if non-conductive)
- Planarization
- Copper capping
- Surface finish application
Standards & QC
When to use via fill
- Fine-pitch BGA designs
- Limited board space
- Critical thermal management
- High-speed performance requirements
- Strict reliability targets
Avoid unnecessary via fill in low-density, low-speed designs to control cost.
Need help on your build?
Talk to a Sunrise PCB engineer.